



CREATIVE MICRO SYSTEMS

6735 WESTMINSTER AVENUE • WESTMINSTER, CALIFORNIA 92683 • (714) 692-2859

9626

PRELIMINARY 9626 8K STATIC RANDOM ACCESS MEMORY (Note 3)

GENERAL DESCRIPTION: The 9626 is a fully static random access memory module specifically designed for compatibility with the M6800 Microprocessor Bus. It is pin and outline compatible with the Motorola EXORciser* and Micromodules,* the MEK6800D1 and MEK6800D2 Evaluation Kits, and other industry standard cards. This module provides 8192 bytes of storage and features full 16-bit address decoding with fully buffered data, address and control lines.

- HIGH SPEED (480 ns max. access time)
- LOW POWER (10 watts max.)
- LOW DATA HOLD TIME (10 ns max.)
- LOW BUS LOADING (0.36 mA max.)
- SINGLE 5 VOLT POWER REQUIRED
- SWITCH SELECTABLE OPERATING REGION

The 9626 is one of a family of M6800 Support Modules. The family provides building block hardware for data communication and industrial control systems and other systems that can benefit by the use of microprocessor techniques.

* Trade Mark of Motorola, Inc.

**SERIES 96
SUPPORT MODULE
8192 BYTE STATIC
RANDOM ACCESS
MEMORY**


**ORDERING
INFORMATION**

8K MODULE	9626
KIT OF PARTS	9626K
UNPOPULATED CARD	9626-0

PHYSICAL CHARACTERISTICS:

- Overall Dimensions: 9.75 X 6.05 X 0.60 Inches (24.77 X 15.37 X 1.52 Cm.)
- Edge Connector: 6.800 X 0.063 Inches (17.27 X 0.16 Cm.)
- Board material, FR4 1/1
- Finish: General, green epoxy solder mask both sides
Exposed pads, 70 microinches leveled solder (9626-0 only)
Edge connector, 50 microinches gold over nickel flash

Test load, D0-D7
Read Cycle Characteristics




ABSOLUTE MAXIMUM RATINGS (Voltage Referred to Ground Pin 43)

Rating	Symbol	Value	Units
DC Supply Voltage (Note 1)	V _{CC}	- 0.5 to + 7.0	VDC
Input Voltage, D0-D7	V _{DN}	- 0.5 to + 5.5	VDC
Input Voltage, All Others	V _{IN}	- 0.5 to + 7.0	VDC
Operating Temperature Range	T _A	0 to + 70	Deg C
Storage Temperature Range	T _{STG}	- 40 to + 150	Deg C

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ± 5%, T_A = 0 to 70 Deg C)


Parameter	Conditions	Min.	Typ.	Max.	Units	Comments
Logical 1 Input Voltage V _{IH}		2.0			Volts	
Logical 0 Input Voltage V _{IL}				0.8	Volts	
Logical 1 Output Voltage V _{OH}	I _{OH} = - 10 mA	2.6	3.1		Volts	
Logical 0 Output Voltage V _{OL}	I _{OL} = 40 mA		0.25	0.5	Volts	
Logical 1 Input Current I _{IH}	V _{IH} = 2.7 V			25	uA	
Logical 0 Input Current I _{DIL}	V _{IL} = 0.4 V			- 200	uA	D0-D7 Only
Logical 0 Input Current I _{IL}	V _{IL} = 0.4 V			- 360	uA	Remaining Inputs
Input Clamp Voltage V _I	I _{IN} = - 5 mA			- 1.0	Volts	
Short Circuit Output Current I _{OS}	V _O = 0 V	- 50		- 150	mA	Note 2
Power Supply Current I _{CC}			1.5	2.0	Amp	

- Notes: 1. Maximum duration above 5.5 V, 1 Second
- 2. One output at a time
- 3. This preliminary information is subject to change without notice.



CREATIVE MICRO SYSTEMS


8773 WESTMINSTER AVENUE • WESTMINSTER, CALIFORNIA 92683 • (714) 892-2859



Schematic Diagram
9626 Rev. C




READ CYCLE CHARACTERISTICS



The normal read cycle begins at T₀, defined by the presence of a stable address. Φ 2 MEM must be asserted at some time after T₀ and it must be preceded by the assertion of VMA and R/W. VMA must precede Φ 2 MEM by at least (T_{VR}) 70 ns and R/W must precede Φ 2 MEM by at least (T_{RS}) 40 ns. Stable data will be available on the Data Bus at the latter of (T_A) 480 ns max. after T₀ or (T_{CO}) 250 ns max. after assertion of Φ 2 MEM. Valid data will persist for at least (T_{OH1}) 30 ns after removal of Φ 2 MEM or at least (T_{OH2}) 80 ns after removal of valid address. VMA and R/W are expected to persist as long as the valid address. The Data Bus drivers will return to the tri-state condition (T_{RR}) 80 ns or less after removal of Φ 2 MEM.

Symbol	Parameter	Min.	Max.	Units
T _{RC}	Read Cycle Time	1000		ns
T _A	Access Time		480	ns
T _{VR}	VMA Set-up Time	70		ns
T _{RS}	R/W Set-up Time	40		ns
T _{CO}	Φ 2 MEM to Data Time		250	ns
T _{BD}	HI Z to Active Delay		80	ns
T _{OH1}	Valid after Address	80		ns
T _{OH2}	Valid after Φ 2 MEM	30		ns
T _{RR}	Return to HI Z Time		80	ns

WRITE CYCLE REQUIREMENTS



The normal write cycle begins at T₀, defined by the presence of a stable address. Φ 2 MEM must be asserted at some time after T₀ and it must be preceded by the assertion of VMA and R/W. VMA must precede Φ 2 MEM by at least (T_{VR}) 70 ns and R/W must precede Φ 2 MEM by at least (T_{WS}) 40 ns. Φ 2 MEM must persist for at least (T_{WP}) 200 ns and stable data must be available on the Data Bus for at least (T_{DW}) 150 ns before its removal and for at least (T_{DH}) 10 ns after its removal. The valid address must persist for at least (T_{WR}) 25 ns after removal of Φ 2 MEM.

Symbol	Parameter	Min.	Max.	Units
T _{WC}	Write Cycle Time	1000		ns
T _{AW}	Address Set-up Time	0		ns
T _{VR}	VMA Set-up Time	70		ns
T _{WS}	R/W Set-up Time	40		ns
T _{WP}	Φ 2 MEM Pulse Width	200	2500	ns
T _{DW}	Data Set-up Time	150		ns
T _{DH}	Data Hold Time	10		ns
T _{WR}	Write Recovery Time	25		ns

